

Information Disclosur Statem nt By Applicant

(Use Several Sheets if Necessary)

Attorney Docket No:

ARTCP012B

Applicant: S. Becker

Filing Date:

December 17, 2001

U.S.
10/026,246

RECE/VEL

Group: SEP 1 0 2002

212Rechnology Center 2100

U.S. Patent Documents

			io. i alcini be			
Examiner						Sub-
Initial	No.	Patent No.	Date	Patentee	Class	class
1/2	Α	35,154	02/1996	Hardee	365	189.09
M	В	35,430	01/1997	Yamada et al.	365	189.01
21	С	4,418,403	11/1983	O'Toole et al.	365	201
Z	D	4,432,076	02/1984	Yamada et al.	365	190
Ty	E	4,663,740	05/1987	Ebel	365	185
24	F	4,694,425	09/1987	Imel	365	49
M	G	4,791,613	12/1988	Hardee	365	189
24	Н	4,858,182	08/1989	Pang et al.	365	156
B		4,873,664	10/1989	Eaton, Jr.	365	145
7	J	4,894,804	01/1990	Uchida	365	190
Ny	K	4,916,661	04/1990	Nawaki et al.	365	51

Foreign Patent or Published Foreign Patent Application

Examiner		Document	Date	Country		Sub-	Translat	tion LET ONLY
Initial	No.	No.		Patent Office	Class	class	Yes	No
No	L	JP 1-112590	1989/5/1	JPO	G11C	11/34	X	
-14	М	JP 1-133285	1989/5/25	JPO	G11C	11/34	X	
300	Ν	JP 4-349293	1992/12/3	JPO	G11C	11/401	X	
Ke	0	JP 6-251580	1994/9/9	JPO	G11C	11/401	X	
70	Р	JP 6-28862	1994/2/4	JPO	G11C		TEC.	FIVE

		Other Documents	2002					
Examiner		Technology						
Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication						
7	Q	Katsunori et al., "Y-ns 10-Mb CMOS SRAM with offset-compensated current sense	i.					
1/2		iplifier", 11/1993, p. 1119-1124, IEEE Journal of Solid-State Circuits, v. 28 n, Sony						
12		orp., Japan.						
_	R	, , , , , , , , , , , , , , , , , , , ,						
p		SRAM cell architecture with boosted bit-line and offset source over-driving scheme	's'',					
		8/1996, p. 49-54, IEEE Solid-State Circuits Council, New York, NY.						
_	S	Watanabe et al., "Offset compensating bit-line sensing scheme for high density						
h.	DRAM's", 1/1994, vol. 29, no. 1, p. 9-13, IEEE Journal of Solid-State Circuits, IBM							
	1	Corp., NY.						
Examiner		Date Considered						
	/) / ()						

R' CEIVED

SEP : 0 2002

Technology Center 214(Attorney Docket No: 449 (Modified) Ū.S. ARTCP012B 10/026,246 Applicant: Information Disclosure Stat m nt By Applicant S. Becker Filing Date: Group: (Use Several Sheets if Necessary) 2123 December 17, 2001

U.S. Patent Documents

		<u> </u>	S. Paterit Duc	umemo		
Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub- class
to	A2	4,984,201	01/1991	Sato et al.	365	154
n	B2	5,040,144	08/1991	Pelley et al.	365	51
Ju-	C2	5,058,073	10/1991	Cho et al.	365	205
Zu	D2	5,065,363	11/1991	Sato et al.	365	154
Zu	E2	5,166,902	11/1992	Silver	365	182
2	F2	5,237,533	08/1993	Papaliolios	365	207
2-	G2	5,253,209	10/1993	Hoffmann et al.	365	201
h	H2	5,258,946	11/1993	Graf	365	49
m	12	5,289,432	02/1994	Dhong et al.	365	230.05
7-	J2	5,297,089	03/1994	Wong	365	202
2	K2	5,305,252	04/1994	Saeki	365	63

Foreign Patent or Published Foreign Patent Application

Examiner		Document	Date	Country	-	Sub-	Transla	tion CONLY
Initial	No.	No.		Patent Office	Class	class	Yes	No
33	L2	JP 4-372789	1992/12/25	JPO	G11C	11/401	X	
	M					7		
	N	***				HE	CFI	100
	0					ST		
	٩					_ OL	P 10 2	702
			Other Docur	nents		Technolo	9y Cente	er 210n

		Other Docu	iments 2100					
Examiner								
Initial	No.	Author, Title, Date, Place (e.g	uthor, Title, Date, Place (e.g. Journal) of Publication					
7	Q2	Kraus et al., "Optimized sensing sch	Kraus et al., "Optimized sensing scheme of DRAMs", 8/1989, IEEE Journal of Solid-State					
12		Circuits, vol. 24, no. 4, p.895-9, US						
, , ,	R2		nou et al., "A 60-ns 16-Mbit DRAM with a Minimized Sensing Delay Caused by Bit-					
71	1	Line Stray Capacitance", 10/1989, IEEE Journal of Solid-State Circuits, vol. 24, no. 5, p.						
		1176-1183, Japan.						
	S2		with a Divided Bitline Matrix Architecture", 2/1985,					
1		IEEE International Solid-State Circu	uits Conf., Carrolton, TX.					
/								
Examiner	\sim		Date Considered					
	h	(h	7/12/04					

Form 1449 (Modifi d)

Information Disclosure Stat ment By Applicant

(Use Several Sheets if Necessary)

Attorney Docket No:

ARTCP012B

U.S. 10/026,246

Applicant:

S. Becker

Filing Date:

December 17, 2001

Group: 2123

U.S. Patent Documents

	O.S. I dent boddinents						
Examiner						Sub-	
Initial	No.	Patent No.	Date	Patentee	Class	class	
72	A3	5,410,505	04/1995	Furuyama	365	189.05	
2	B3	5,434,821	07/1995	Watanabe et al.	365	203	
2-	C3	5,475,638	12/1995	Anami et al.	365	189.11	
_~	D3	5,487,029	01/1996	Kuroda	365	145	
~	E3	5,555,212	09/1996	Toshiaki et al.	365	200	
2	F3	5,581,126	12/1996	Moench	257	776	
2	G3	5,644,525	07/1997	Takashima et al.	365	51	
w	H3	5,671,174	09/1997	Koike et al.	365	145	
2-	13	5,677,887	10/1997	Ishibashi et al.	365	205	
<i>Y</i>	J3	5,729,492	03/1998	Campardo	365	185.21	
2	КЗ	5,745,402	04/1998	Arase	365	145	

Foreign Patent or Published Foreign Patent Application .

Examiner		Document	Date	Country or		Sub-	Transla	tion
Initial	No.	No.		Patent Office	Class	class	Yes	No
	L						-	
	M					RE		
	N					1.2	UEI	VFD
	0					Si	P 10	
	Р					Technol		2002
			Other D	noumonto		Technolo	'9y Cen	ter 2100

		Other Documents				
Examiner Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication				
Ju	Q3	oshihara et al., "A Twisted Bit Line Technique for Multi-Mb DRAMs", 2/1988, itsubishi LSI Research and Development Laboratory, Itami, Japan.				
m	R3	Taylor et al., "A 1-Mbit CMOS Dynamic RAM with a Divided Bitline Matrix Architecture", 10/1985, IEEE Journal of Solid-State Circuits, vol. Sc-20, no. 5, p. 894-902, Carrollton, TX.				
	S					
Examiner		Date Considered				

Attorney Docket No: 1449 (Modified) U.S. ARTCP012B 10/026,246 Information DiscI sure Applicant: Stat ment By Applicant S. Becker Filing Date: Group: (Use Several Sheets if Necessary) December 17, 2001 2123

U.S. Patent Documents

Examiner						Sub-
Initial	No.	Patent No.	Date	Patentee	Class	class
Fis	A4	5,745,420	04/1998	McClure	365	201
H	B4	5,754,488	05/1998	Suh	365	205
2-	C4	5,768,182	06/1998	Hu et al.	365	145
2	D4	5,796,650	08/1998	Wik et al.	365	150
1	E4	5,801,983	09/1998	Saeki	365	149
2	F4	5,811,862	09/1998	Okugaki et al.	257	390
2	G4	5,862,092	01/1999	Hawkins et al.	365	221
2	H4	5,877,976	03/1999	Lattimore et al.	365	63
2	14	5,917,754	06/1999	Pathak et al.	365	185.21
2-	J4	5,930,185	07/1999	Wendell	365	201
77	K4	5,982,666	11/1999	Campardo	365	185.21

Foreign Patent or Published Foreign Patent Application

		reign Patent u	n Labualle	u rvieigii rale	ant whhi	ication		
Examiner		Document	Date	Country or		Sub-	Transla	tion
Initial	No.	No.		Patent Office	Class	class	Yes	No
	L.			:		~		
	М						400	
	N					S		Vr.
	0					Char	In.	50
	Р					70/00	240	102

			Other Documents	-iogy Center 2100
Examiner Initial	No.	Author, Title, Da	ate, Place (e.g. Journal) of Pul	
	R			
	s			
Examiner	$\overline{}$	7	Date Considere	ed

Form 1449 (Modified) Informati n Disclosur Stat m nt By Applicant (Use Several Sheets if Necessary) Attorney Docket No: ARTCP012B Applicant: S. Becker Filing Date: December 17, 2001

U.S. Patent Documents

U.S.

Group:

2123

10/026,246

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub- class	
7	A5	5,986,923	11/1999	Zhang et al. 365		154	
2	B5	6,072,732	06/2000	McClure	365	191	
-2	C5	6,075,725	06/2000	Choi et al.	365	185.2	
2	D5	6,154,405	11/2000	Takemae et al.	365	210	
	E						
	F				REC		
	G				"ICL	7/1/2	
	Н				SFD.		
	1			Te	The t	2002	
	J				hnology Co		
	K					iter 2100	

Foreign Patent or Published Foreign Patent Application

		reign ratein er		1 010.511 1 410	pp			
Examiner		Document	Date	Country or		Sub-	Transla	tion
Initial	No.	No.		Patent Office	Class	class	Yes	No
	L							
	M							
	N							
	0							
	Р							

Other Documents

	Other Documents					
Examiner Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication				
	Q					
	R					
	S					
Examiner	7 1	Date Considered				
7	M.	7/12/04				